Design methodology and optimization strategy for dual-V TH scheme using commercially available tools,” ISLPED

Design methodology for dual-VTH scheme using commercially available tools is presented and optimization strategy for the dual-VTH scheme is discussed. In order to suppress the power consumption, it is shown that using library cells that have various combinations of VTH’s is not needed. The cell library, which contains logic gates with all high VTH transistors and all low VTH transistors, is sufficient to reduce leakage power. 0.1V is shown to be the optimum value for VTH difference between VTH,HIGH and VTH,LOW in terms of power reduction. 1